Using just two NAND or inverter gates its possible to build a D type (or ‘toggle’) flip-flop with a push-button input. At power-up the output of gate N2 is at a logical ‘1’, ensuring that transistor T2 ...
Hosted on MSN
Samsung touts 96% lower-power NAND design — researchers investigate design based on ferroelectric transistors
Samsung researchers have published a detailed account of an experimental NAND architecture that aims to cut one of the technology’s largest power drains by as much as 96%. The work — Ferroelectric ...
Share on Facebook (opens in a new window) Share on X (opens in a new window) Share on Reddit (opens in a new window) Share on Hacker News (opens in a new window) Share on Flipboard (opens in a new ...
It's getting increasingly expensive to continue along the chip trajectory predicted by Moore's Law, the observation that the number of transistors on a chip doubles every year or two. One way that ...
IM Flash Technologies LLC, the joint venture between Intel and Micron Technologies, is considering how and when to take its NAND flash memory ICs into the third dimension but reckons its development ...
Toshiba today announced the development of the first 48-layer, three-dimensional flash memory. Based on a vertical stacking technology that Toshiba calls BiCS (Bit Cost Scaling), the new flash memory ...
Share on Facebook (opens in a new window) Share on X (opens in a new window) Share on Reddit (opens in a new window) Share on Hacker News (opens in a new window) Share on Flipboard (opens in a new ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback